Quantcast
Channel: EDA360 Insider » Virtual Prototyping
Browsing latest articles
Browse All 10 View Live

Image may be NSFW.
Clik here to view.

A painless way to learn how to design and debug multicore ARM-based SoCs...

As SoCs become far more software-centric, and multicore SoCs even more so, Realization teams must prototype and debug their designs using virtual platforms before committing to the implementation phase...

View Article



Image may be NSFW.
Clik here to view.

Want to start writing code for the two ARM Cortex-A9 processors on the Xilinx...

As of today, you can start to develop application software for the Xilinx Zynq-7000 family of Extensible Processing Platforms (EPP) using a virtual prototyping platform announced today and jointly...

View Article

Image may be NSFW.
Clik here to view.

Friday Video: Want a demo of the Xilinx Zynq 7000 EPP virtual platform?

Don’t get the whole virtual platform thing as it applies to the new Xilinx Zynq 7000 EPP? Here’s the concise explanation and a demo in three and a half minutes from ChipEstimate.com.

View Article

Image may be NSFW.
Clik here to view.

How do virtual prototyping, emulation, and FPGA prototyping differ? Answers...

Trying to suss out the differences among virtual prototyping, emulation, and FPGA prototyping? Richard Goering recently interviewed Frank Schirrmeister, group director of product marketing for the...

View Article

Image may be NSFW.
Clik here to view.

Real Case History: Virtual Platform shrinks embedded software debug and...

This new blog by Jason Andrews (an Architect at Cadence who specializes in hardware/software coverification and embedded software) recounts the experience of one software engineer, stymied by a problem...

View Article


Image may be NSFW.
Clik here to view.

IEEE Computer Society Lecture—Creating System-On-Chips: Mixing HW & SW...

As soon as we started to incorporate processors on ASICs, thus instantly creating SoCs, hardware/software integration issues became fully intertwined with chip design. Today, we routinely put a dozen...

View Article

Image may be NSFW.
Clik here to view.

System EDA tools attack today’s great bugaboo for SoC Realization: The...

Today at the North American System C Users Group (NASCUG) meeting in San Jose, the Cadence Group Director of Product Marketing for System Development Frank Schirrmeister gave a really great overview...

View Article

Image may be NSFW.
Clik here to view.

Hardware/Software Codesign: Pink elephants on parade?

As part of this week’s DVCon event being held in Silicon Valley, the EDAC Emerging Companies Committee sponsored a really intense and well-attended evening panel on hardware/software codesign. The...

View Article


Image may be NSFW.
Clik here to view.

Four Significant EDA technologies of 2011 and what they mean to your IC...

This week, Cadence celebrated the efforts of several developers who have created some very innovative technology during a private award ceremony. The reason I’m mentioning this internal event at all is...

View Article


Image may be NSFW.
Clik here to view.

DAC 2012: Get answers to all of your EDA questions at 78 Cadence demo suite...

Next week (Monday, Tuesday, and Wednesday) you can get all of your EDA questions answered at the Cadence DAC demo suites. There are 78 demos over the three days covering the following EDA topics:...

View Article
Browsing latest articles
Browse All 10 View Live




Latest Images